FPGA Basic

(based on Xilinx® Vitis Model Composer HDL Library, the former Xilinx® System Generator (XSG) Blockset)

dSPACE provides various real-time components with FPGAs that can be freely programmed by using either hand code (HDL) or a block-oriented environment. This training course focuses on the block-oriented approach. Xilinx® Vitis<™ Model Composer HDL Library, the former Xilinx® System Generator Blockset is integrated directly in MATLAB®/Simulink® so that the procedure for modeling FPGA implementations is similar to the process for modeling commonly used microprocessors. The training uses a SCALEXIO real-time system.

This training course will equip you with the basic skills you need for successfully embedding applications on dSPACE FPGA hardware: set up a FPGA model, exchange parameters between the processor and FPGA, check the timing behavior and the FPGA’s resource consumption, perform an FPGA build process, embed the FPGA build result, and download/program the FPGA on the real-time system.

You will also receive a brief overview and functional description of the Xilinx (XSG) third-party elements, which contain basic elements only.

The dSPACE XSG Utils Library provides more complex functions that enable you to model your design comfortably and quickly. Tasks such as integrating a 3-D look-up table or a 3-phase PWM generator on the FPGA can be completed with just a few clicks. Moreover, the library provides scope functionality, thereby enabling you to monitor the FPGA signals at the FPGA clock rate (e.g., 8 ns) in ControlDesk during online simulation. All library components are implemented as open XSG-based models and all main components can be tuned online. You will learn the skills for using the library and the dSPACE modeling structure.

The course provides the basics required for embedding a real-time FPGA application, parameterizing the plant models, monitoring the current status, and accessing the onboard I/O.

  • Engineers working on a freely programmable dSPACE FPGA
  • Required: Previous experience with MATLAB®/Simulink®

  • Building and embedding FPGA applications
  • Interfacing and configuring FPGA applications
  • Accessing the onboard I/O
  • Using the XSG Utils models to enhance the FPGA design

  • XSG Utils models
  • MATLAB/Simulink
  • Xilinx® System Generator (XSG)

  • Implementation of applications on a dSPACE FPGA Board
  • dSPACE XSG Utils Library
  • Parameterization of FPGA components during run time

DatesLocation and time Fee per person
November 07 - 08, 2023 Virtual classroom training, 8:30AM to 1:30PM EDIT 1450 

20% discount for universities

When booked in combination with 'FPGA Electric Drives', the overall fee per person is EDIT 1950
Contact Information

혁신을 추진하세요. 항상 기술 개발의 동향을 주시해야 합니다.

저희 전문 지식 서비스에 가입하세요. dSPACE의 성공적인 프로젝트 사례를 확인해 보세요. 시뮬레이션 및 검증에 대한 최신 정보를 받아보세요. 지금 바로 dSPACE 다이렉트(뉴스레터)를 구독하세요.

Enable form call

At this point, an input form from Click Dimensions is integrated. This enables us to process your newsletter subscription. The form is currently hidden due to your privacy settings for our website.

External input form

By activating the input form, you consent to personal data being transmitted to Click Dimensions within the EU, in the USA, Canada or Australia. More on this in our privacy policy.