DS2655 FPGA Base Board

SCALEXIO I/O board with user-programmable FPGA

The DS2655 provides a user-programmable FPGA and has been designed for applications that require very fast, high-resolution signal processing. It is ideal for implementing signal preprocessing and control algorithms, simulation models with fast sample rates or specific I/O interfaces to optimize support for processor applications. You can also transfer simulation models and control algorithms that normally run on the processor to the FPGA, in part or as a whole.  

Application Area 

The DS2655 FPGA Base Board has been designed for applications that require very fast, high-resolution signal processing, for example:

  • Hybrid vehicle applications
  • Electric drive applications
  • Processor-based electric drive simulation
  • Power hardware-in-the-loop applications
  • FPGA-based electric drive simulation
  • Electric power industry applications
  • Power electronics simulation
  • Electric motor control development
  • Protocols
  • Power electronics control development

Key Benefits

The DS2655 is available in two versions of freely field-programmable gate arrays (FPGA):

  • The DS2655 7K160 includes a Xilinx® Kintex®-7 160T and is a cost-effective solution for smaller applications.
  • The DS2655 7K410 includes a Xilinx® Kintex®-7 410T with a large RAM, which makes it ideal for electric drive applications.

To include more I/O channels, you can connect up to five I/O modules to the board. Additionally, you can connect two DS2655 boards with the inter FPGA communication cable for direct data exchange between FPGA stacks.

Programming the FPGA

Applications for the DS2655 FPGA are modeled with the AMD® Vitis TM Model Composer HDL Library, RTI FPGA Programming Blockset, and the related dSPACE XSG-based solutions. If required, you can react flexibly to new requirements, such as new interfaces or having to accelerate the execution of submodels. You can also test the program in offline simulation before implementing it on the real-time hardware. Using dSPACE ConfigurationDesk, you can download the programs to the FPGA.

I/O Modules

Three I/O modules are available to expand the I/O channels of the DS2655 FPGA Base Board: the DS2655M1 Multi-I/O Module and the DS2655M2 Digital I/O Module. Up to five I/O modules can be connected to the board, thus providing a flexible, customized channel set.

Parameter DS2655 7K160 DS2655 7K410
  • General
  • User-programmable FPGA
  • User-programmable FPGA
  • FPGA
  • Xilinx® Kintex®-7 160T
  • Logic cells: 162,240 (DSP slices: 600)
  • Distributed RAM: 2,188 kbit
  • Block RAM: 11,700 kbit
  • Xilinx® Kintex®-7 410T
  • Logic cells: 406,720 (DSP slices: 1540)
  • Distributed RAM: 5,663 kbit
  • Block RAM: 28,620 kbit
  • Number of connectors for I/O modules
  • 5
  • 5
  • Device timing
  • 125 MHz
  • 125 MHz
  • Internal communication interface
  • IOCNET
  • IOCNET
  • Physical size
  • 238 x 100 x 19 mm (8.3 x 3.9 x 0.7 in)
  • Requires 1 slot plus one additional slot for each I/O module
  • 238 x 100 x 19 mm (8.3 x 3.9 x 0.7 in)
  • Requires 1 slot plus one additional slot for each I/O module
  • Voltage
  • 24 V
  • 24 V
  • Typical power consumption
  • DS2655 7K160: 15 W
  • DS2655 7K410: 30 W

As successors of the DS2655, the DS6601 and DS6602 FPGA Base Boards are equipped with FPGAs of the latest Xilinx® Kintex® UltraScale™ and UltraScale+™ generations.

  • SCALEXIO Product Information, PDF, English, 16194 KB
Related Topics Support Contact Information

혁신을 추진하세요. 항상 기술 개발의 동향을 주시해야 합니다.

저희 전문 지식 서비스에 가입하세요. dSPACE의 성공적인 프로젝트 사례를 확인해 보세요. 시뮬레이션 및 검증에 대한 최신 정보를 받아보세요. 지금 바로 dSPACE 다이렉트(뉴스레터)를 구독하세요.

Enable form call

At this point, an input form from Click Dimensions is integrated. This enables us to process your newsletter subscription. The form is currently hidden due to your privacy settings for our website.

External input form

By activating the input form, you consent to personal data being transmitted to Click Dimensions within the EU, in the USA, Canada or Australia. More on this in our privacy policy.