FPGA Basic

(based on Xilinx® Vitis Model Composer HDL Library, the former Xilinx® System Generator (XSG) Blockset)

dSPACE provides various real-time components with FPGAs that can be freely programmed by using either hand code (HDL) or a block-oriented environment. This training course focuses on the block-oriented approach. Xilinx® Vitis<™ Model Composer HDL Library, the former Xilinx® System Generator Blockset, is integrated directly in MATLAB®/Simulink® so that the procedure for modeling FPGA implementations is similar to the process for modeling commonly used microprocessors. The training uses a SCALEXIO real-time system.

This training course will equip you with the basic skills you need for successfully embedding applications on dSPACE FPGA hardware: set up a FPGA model, exchange parameters between the processor and FPGA, check the timing behavior and the FPGA’s resource consumption, perform an FPGA build process, embed the FPGA build result, and download/program the FPGA on the real-time system.

You will also receive a brief overview and functional description of the Xilinx (XSG) third-party elements, which contain basic elements only.

The dSPACE XSG Utils Library provides more complex functions that enable you to model your design comfortably and quickly. Tasks such as integrating a 3-D look-up table or a 3-phase PWM generator on the FPGA can be completed with just a few clicks. Moreover, the library provides scope functionality, thereby enabling you to monitor the FPGA signals at the FPGA clock rate (e.g., 8 ns) in ControlDesk during online simulation. All library components are implemented as open XSG-based models and all main components can be tuned online. You will learn the skills for using the library and the dSPACE modeling structure.

The course provides the basics required for embedding a real-time FPGA application, parameterizing the plant models, monitoring the current status, and accessing the onboard I/O.

  • Engineers working on a freely programmable dSPACE FPGA
  • Required: Previous experience with MATLAB®/Simulink®, ControlDesk, and ConfigurationDesk

  • Compilation et intégration d'applications FPGA
  • Interfacer et configurer des applications FPGA
  • Accéder aux E/S des cartes FPGA
  • Utilisation de la bibliothèque XSG Utils pour améliorer la conception FPGA

  • XSG Utils Models
  • MATLAB®/Simulink®
  • Xilinx® Vitis™ Model Composer HDL Library, l’ex Xilinx® System Generator (XSG)
  • SCALEXIO real-time system

  • Implémentation d'applications sur une carte FPGA de dSPACE
  • Librairie dSPACE XSG Utils
  • Exploitation du Multi-Scope FPGA sous ControlDesk
  • Manipulation des données FPGA pendant la simulation en ligne.

DatesLocation and time Fee per person
June 18 - 19, 2024 Paderborn (Germany), 9:00 AM to 5:15 PM € 1450 (plus tax)
September 03 - 04, 2024 Paderborn (Germany), 9:00 AM to 5:15 PM € 1450 (plus tax)
November 05 - 06, 2024 Virtual classroom training, 8:30 AM to 4:30 PM € 1450 (plus tax)

20% discount for universities

When booked in combination with 'FPGA Electric Drives', the overall fee per person is € 1950 (plus tax)
Contact Information

Drive innovation forward. Always on the pulse of technology development.

Subscribe to our expert knowledge. Learn from our successful project examples. Keep up to date on simulation and validation. Subscribe to/manage dSPACE direct and aerospace & defense now.

Enable form call

At this point, an input form from Click Dimensions is integrated. This enables us to process your newsletter subscription. The form is currently hidden due to your privacy settings for our website.

External input form

By activating the input form, you consent to personal data being transmitted to Click Dimensions within the EU, in the USA, Canada or Australia. More on this in our privacy policy.