RTICANMM to Bus Manager Migration Script Version 3.3
The RTICANMM to Bus Manager migration script v3.3 is now available for download. It supports automatic migration of J1939 messages with specified J1939 TX ID manipulation Source/Destination Address to the Simulated ECUs and Inspection parts.
FPGA Electric Drives: September 10, 2026 (Paderborn)
dSPACE provides various real-time components with FPGAs that can be freely programmed by using either hand code (HDL) or a block-oriented environment. This training course focuses on the block-oriented approach. Based on Xilinx® Vitis™ Model Composer HDL Library, the former Xilinx® System Generator (XSG) Blockset, is integrated directly in MATLAB®/Simulink® so that the procedure for modeling FPGA implementations for electric drives is similar to the process for modeling commonly used microprocessors.
Stay up-to-date with our dSPACE direct newsletter service.
With our dSPACE newsletter service, we will keep you informed about current use cases and new solutions and products, as well as trainings and events. Sign up here for a free subscription.
Enable form call
At this point, an input form from Click Dimensions is integrated. This enables us to process your newsletter subscription. The form is currently hidden due to your privacy settings for our website.
External input form
By activating the input form, you consent to personal data being transmitted to Click Dimensions within the EU, in the USA, Canada or Australia. More on this in our privacy policy.