RTI-MP1)

For graphical setup of multicore applications on the MicroLabBox

Real-Time Interface for Multiprocessor Systems (RTI-MP) supports multicore applications on the MicroLabBox and helps increase the performance.

Application Areas

Real-Time Interface for Multiprocessor Systems (RTI-MP) supports multicore applications on the MicroLabBox and helps increase the performance.

Working with RTI-MP

RTI-MP enables you to partition your system model and allocate the parts to the cores of your MicroLabBox by using simple drag & drop operations. Each core submodel can be adjusted individually for optimum performance, including step sizes, integration algorithms and trigger conditions. After specification, you can implement your model on the MicroLabBox with a single mouse click. Build procedures can also be automated with the help of scripts.

Key Benefits

RTI-MP offers a maximum of convenience to accomplish tasks such as:

  • Partitioning the system for optimum processor load
  • Producing the model communication code

System dynamics can be designed in Simulink. 

Automatic implementation is started via buttons: RTI-MP downloads your model to the multicore system and starts running it automatically.

1)The end of life of RTI and related products is planned for April 30, 2028. As of this date, no services of any kind will be available for this product. We advise against using RTI and related products in new projects. New Releases (Versions) of RTI and related products will be available for customers with a Software Maintenance Service Contract until April 30, 2027. Release 2026-B will be the last dSPACE Release that provides the Real-Time Interface products.
Read more 

Functionality Description
Partitioning the Simulink® model
  • Adding Simulink blocks for model partitioning via drag & drop
  • Generating highly optimized real-time simulation engine and communication code
  • Support of triggered subsystems distributed over multiple cores
  • Full support of interrupts on cores
Optimizing speed and accuracy
  • Integration algorithm and step size specific to each core
  • Single timer task/multiple timer task mode
  • Swinging buffer or shared memory communication mechanism for each individual connection
  • Communication between cores at different sampling rates
Implementing the model on multicore hardware
  • Automatic code generation
  • Download and start with a single click
  • Data acquisition with time stamps
  • Profile information for communication channels for optimizing the partitioning
Communication mechanisms
  • Asynchronous data transfer in shared memory mode
  • Synchronized and unsynchronized block data transfer in swinging buffer mode
  • Buffering and unbuffering of data via communication connection

Contact Information

Stay up-to-date with our dSPACE direct newsletter service.

With our dSPACE newsletter service, we will keep you informed about current use cases and new solutions and products, as well as trainings and events. Sign up here for a free subscription.

Enable form call

At this point, an input form from Click Dimensions is integrated. This enables us to process your newsletter subscription. The form is currently hidden due to your privacy settings for our website.

External input form

By activating the input form, you consent to personal data being transmitted to Click Dimensions within the EU, in the USA, Canada or Australia. More on this in our privacy policy.