To configure the Data port of a Bus In/Bus Out FPGA block with the copied bus configuration of a corresponding processor block (Data Outport/Data Inport).
Logon to access dSPACE Help
Revision:
May 2022
Subscribe newsletter
Subscribe to our newsletters, or manage or delete your subscriptions